Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Plat